| OCR |
GCSE (9-1) Computer Science
Mark Scheme
J277/01: Von Neumann Architecture & Registers
|
| Question | Answer | Marks | Guidance |
|---|---|---|---|
| 1 |
Any two from:
|
2 |
1 mark for each correct register.
Reject: "Cache" or "ALU" (components, not registers).
|
| 2 |
|
4 |
1 mark per correct row.
Must match definition exactly.
Accept: "Memory Buffer Register" for MDR.
|
| 3 |
|
2 |
Misconception Alert: Do not accept "counts the instructions" or "stores the current instruction".
|
| 4 |
|
2 |
Reject: "performs the calculation" (that is the ALU).
Must reference the result or intermediate data.
|
| 5 |
|
4 |
Examiner’s Comment: Candidates often inaccurately identify the MAR as storing data. Ensure distinction is clear.
|
| 6 |
Indicative Content:
Marking Levels: Level 3 (5-6 marks): Detailed description of the cycle including correct sequence and correct use of at least 3 registers. Level 2 (3-4 marks): Description of the cycle with some correct register usage. Level 1 (1-2 marks): Basic steps (e.g., fetch, decode, execute) without correct register details. |
6 |
Use a "best fit" approach to marking the levels.
|